Intel Vintage


Joined Apr 17 2014
Send a Message
Add as Friend
Flag as Inappropriate
General Info

Site Memberships

Intel Vintage

About Me

I started out as a Zilog Z80 machine code nut many years ago in my youth. I then migrated onto Intel 8086 MULTIBUS 1 equipment and then on to 80286 MULTIBUS 1 equipment when our software writers ran out of steam on the 5.33 MHz 8086s!

I helped develop a very large control system utilising Intel 8086 and 80286 MULTIBUS 1 products back in the mid to late 1980s and then moved on to other things. I have now moved back to the job I left 25 years ago and picked up again where I left off - with the intent of modernising the system I helped to create.

Post a Comment


Oops, you forgot something.


The words you entered did not match the given text. Please try again.

You must be a member to comment on this page. Sign In or Register


Reply Mustafa A. Katie
4:07 AM on April 18, 2014 
Dear Dave , welcome to my web site. try to contact my friend Patrick Wong how work with Intel & now he is supple for Intel's iSBCs & iSBXs .His e-mail : , His web site : .Best Wishes..Mustafa A. Katie..
Reply d2r
4:50 PM on April 17, 2014 
Hi people.

I have some operational iSBC 286/10A CPU cards and iSBC 012CX memory cards running in a MULTIBUS 1 chassis - but am trying to find some current information for the iSBC 012CX memory board. I believe there has been a number of updates to the board (faster DRAM chips) as the processor speeds have increased.

I notice from the Intel Vintage documentation list that the manual that went with this board was a 145158-003 (which I have) but that there was a change note (146094-001) which I haven't got. I believe the information I need may be contained within this change note.

Does anyone have a copy of this Intel change note?

The particular thing I am interested in is the optimised iLBX read timing to ensure the fastest response to the processor (resulting in at most 1 wait state on the iSBC 286/10A CPU card running at 8 MHz). The memory timing defined in document 145158-003 (from /ASTB to data valid) states that this is 305 ns. I am sure faster access time DRAM was used in later memory boards resulting in a faster time - but I am unable to locate this documentation.

Can anyone out there help?



Recent Videos

3342 views - 1 comment
6133 views - 0 comments
6317 views - 0 comments
8163 views - 0 comments